"Unified Convolutional/Turbo Decoder Design Using Tile-Based Timing ..."

Fan-Min Li, Cheng-Hung Lin, An-Yeu Wu (2008)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2008.2000514

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/LiLW08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/LiLW08
Fan-Min Li, Cheng-Hung Lin, An-Yeu Wu:
Unified Convolutional/Turbo Decoder Design Using Tile-Based Timing Analysis of VA/MAP Kernel. IEEE Trans. Very Large Scale Integr. Syst. 16(10): 1358-1371 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.