A performance driven logic synthesis system using delay estimator | IEEE Conference Publication | IEEE Xplore