Sergey Tumakha

Sergey Tumakha

Seattle, Washington, United States
2K followers 500+ connections

Join to view profile

About

Sergey Tumakha is serial founder in interests from AdTech Privacy, use AI is Law to real…

Activity

Join now to see all activity

Experience

  • Stelmakh and Associates Business Immigration Law Firm Graphic

    Stelmakh and Associates Business Immigration Law Firm

    Seattle, Washington, United States

  • -

    Los Cabos, Baja California Sur, Mexico

  • -

  • -

    Seattle, Washington, United States

  • -

    Seattle, Washington, United States

  • -

  • -

    Greater Seattle Area

  • -

    Longview, Washington, United States

  • -

    Longview, Washington, United States

  • -

    Greater Seattle Area

  • -

    Greater Seattle Area

  • -

    Greater Philadelphia Area; Hessen, Germany

  • -

  • -

Education

  • The Wharton School Graphic

    The Wharton School

    Activities and Societies: - Active in Consulting, General Management, Energy, Technology and Ice Hockey Clubs - Director of Technology Club - Panel Director at Wharton Technology Conference

    - GMAT: 780 out of 800 (99th Percentile)

  • Activities and Societies: Boxing, Tennis, Office of Disability Services (Volunteer)

    - 16 research publications in leading peer reviewed journals, 2 patent disclosures, >150 citations of a key publication
    - Presented at 5 international conferences, NASA, Naval Research Lab, and National Institutes of Health

  • Activities and Societies: MIPT Track and Field Team, International Physics Olympiad (RF team coach)

Licenses & Certifications

Volunteer Experience

  • Competition Judge

    University of Washington Math Circle

    - Present 7 years 3 months

    Education

    Judge at Annual Hour Olympiad at University of Washington Math Circle. Cultivation passion for math in young curious minds.

  • NORTHWEST ACADEMY OF SCIENCE Graphic

    Teacher

    NORTHWEST ACADEMY OF SCIENCE

    - Present 3 years

    Education

    Teaching school students Critical Thinking based on foundational mathematical principles.

Publications

Patents

  • Contact fuse one time programmable memory

    Issued US US8143695

    A fuse structure for a semiconductor integrated circuit (IC) can include a first node comprising a region of a metal layer of an IC manufacturing process and a second node comprising a region of a conductive layer residing on a layer of the IC manufacturing process below the metal layer of the first node. The fuse structure can include a fuse link comprising a conductive material, positioned substantially perpendicular to each of the metal and conductive layers. An upper end of the fuse link…

    A fuse structure for a semiconductor integrated circuit (IC) can include a first node comprising a region of a metal layer of an IC manufacturing process and a second node comprising a region of a conductive layer residing on a layer of the IC manufacturing process below the metal layer of the first node. The fuse structure can include a fuse link comprising a conductive material, positioned substantially perpendicular to each of the metal and conductive layers. An upper end of the fuse link couples to the first node and a lower end of the fuse link, that is distal to the upper end, couples to the second node.

    Other inventors
    See patent

  • Electrically programmable diffusion fuse

    Issued US US8102019

    A fuse structure for a semiconductor integrated circuit (IC) includes an anode comprising conductive material overlaying a diffusion material disposed within a substrate layer of the IC, wherein the diffusion material is electrically isolated from the substrate layer by at least one p-n junction. The fuse structure can include a cathode comprising conductive material overlaying the diffusion material. The fuse structure further can include a fuse link comprising conductive material overlaying…

    A fuse structure for a semiconductor integrated circuit (IC) includes an anode comprising conductive material overlaying a diffusion material disposed within a substrate layer of the IC, wherein the diffusion material is electrically isolated from the substrate layer by at least one p-n junction. The fuse structure can include a cathode comprising conductive material overlaying the diffusion material. The fuse structure further can include a fuse link comprising conductive material overlaying the diffusion material, wherein a first end of the fuse link couples to the anode and a second end of the fuse link, that is distal to the first end, couples to the cathode.

    Other inventors
    See patent

  • Electronic fuse array

    Issued US US7710813

    An electronic fuse memory array has an array core with a plurality of selectable unit cells. A unit cell has a fuse and a cell transistor (M12). A programming current path goes through the fuse and the cell transistor to a word line ground and a read current path also goes through the fuse and the cell transistor to the word line ground.

    Other inventors
    See patent

Languages

  • Russian

    Native or bilingual proficiency

  • Ukrainian

    Native or bilingual proficiency

Recommendations received

5 people have recommended Sergey

Join now to view

More activity by Sergey

View Sergey’s full profile

  • See who you know in common
  • Get introduced
  • Contact Sergey directly
Join to view full profile

Other similar profiles

Explore collaborative articles

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

Explore More

Add new skills with these courses

See all courses