IOActive, Inc.’s Post

ICYMI: Check out one of our latest blogs, 'Field-Programmable Chips (FPGAs) in Critical Applications – What are the Risks?' Learn more on FPGAs and the risks that come along with using them. https://lnkd.in/g3Tk__bw

📢 Ever wondered, "What is an FPGA? How is it different from an ASIC?" These are questions my nephew asked me last year during my visit to India. I must have talked his ear off 😎, but during my flight back, I typed up our discussion and sent it to him. 📄 🚀 I've now converted that conversation into a blog post for anyone curious about FPGAs but doesn't know where to start. Dive into the basics and uncover the differences between FPGAs and ASICs in an easy-to-understand format. Check out the blog. #FPGA #ASIC #TechBasics #EngineeringExplained #TechBlog #Innovation #WeAreAltera #IAmIntel

Learn how to get started with Signaloid's C0-microSD, a new FPGA system-on-module based on the Lattice Semiconductor iCE40 in a microSD form factor.

Looking for high bandwidth connections? This video shows Intel©️'s latest High Bandwidth PCI Express 5.0 FPGA with a path to Compute Express Link (CXL). https://intel.ly/3TdKSkL #fpga, #intelfpga

💡 Developer Tip of the Week 💡 Struggling with optimizing your FPGA designs? Here’s a tip: Focus on pipelining your design to maximize throughput and minimize latency. Proper pipelining can drastically improve your design's performance. Find out more here: https://intel.ly/3YjnCV5 Got a favorite FPGA optimization tip? Share it with us! 👇 #FPGA #DeveloperTips #AcceleratingInnovators #WeAreAltera

If your next project involves high-speed ADCs and DACs and you need JESD204B or JESD204C capabilities to interface with these converters, this article is worth a read. Intel has developed specialized FPGA IP and has published application notes and reference designs based on successful JESD204C interoperability tests, as well as a video and other useful support. 👇 https://intel.ly/3tZSU6g #FPGA #referencedesigns #IntelFPGA

Developing new serial digital interface (SDI) products has been simplified! Read the 3 minute blog from our #FPGAexpert on how SDI development can be streamlined with Intel® SDI II FPGA reference design. https://intel.ly/3wp0YyI #FPGAs #AcceleratingInnovators

Understanding the FPGA Bitstream Structure The term "bitstream" is commonly used to describe a file containing the complete internal configuration state of an FPGA, including wiring, logic resources, and IO settings. Most modern FPGAs are based on SRAM, such as the Xilinx Spartan and Virtex series.  During power-up or subsequent FPGA reconfiguration, the bitstream is read from non-volatile storage like flash memory. It is then loaded into the internal configuration SRAM through the FPGA configuration controller. https://lnkd.in/g3jYRzAz

Informative article about the up take of the RISC-V ISA particularly in the IP and FPGA companies and gives some pointers on how Synopsys are going to differentiate themselves in the (crowded) RISC-V market and why Cadence are late to the party! https://lnkd.in/gQSeGavi

#FPGA A field-programmable gate array (FPGA) is a type of integrated circuit that can be programmed or reprogrammed after manufacturing. FPGA has powerful editability. In theory, we can use FPGA to generate any function we want. In recent years, it has become more and more recognized by the market. In the future, the scope of application of FPGA will become wider and wider.