Akai TV2111
Akai TV2111
PT-11CHASSIS
MANUAL
AKAI
TV4411TGB
,
Ti/-2111TGB
Modification reserved
PT-11 CHASSIS
ADJUSTMENT
:
PROCEDURE
- Before switching on TV, all potentiometers should be adjusted at medium level. Then TV is switched on;
- Adjust all of the analog parameters to minimum with RC - Adjust Pl trimpot until find +115 V on the cathode of D2 diode
2- AFT Adjustment:
- Place a balloon coil (300 Ohm dc resistance ) parallel to L104 - Apply 80 dB UV 38.9 MHz (39.5 MHz for I ) signal via balloon coil - Connect a voltmeter to aft pin (pin 9) of IC301 - Adjust TlOl
3- Adjustment of G2:
- Apply Philips Test pattern - Adjust all of the analog parameters to minimum with RC - Adjust G2 trimpot until seeing two bars on gray scale
5-
AGC Adjustment:
- Apply Philips Test Pattern whose amplitude is 60 dB UV to the rf input - Adjust P102 until find a picture without snowy
6- Focus Adjustment:
- Apply Cross-Hatch Pattern signal - Find the optimum concentration point between H and V intersection in the middle of screen.
- Adjust all of the trimpots on CRT board to medium level - Adjust color, contrast, brightness to minimum by RC - Adjust G2 - Apply white pattern, settle in the probe of color analyzer to screen - Increase brightness until geting Y=lO nits - Adjust x=270 - 276 nits y=270 - 276 nits via VR201, VR203, VR205 - Increase brightness and contrast until Y=90 - 100 nits - Adjust x, y to same values via VR202 and VR204 - Check white balance at high and low contrast level. Again make adjustment if its necessary.
SPEClFlCATlONS
I- Audio output 1. right channel 0.5 VRMS/cI k 0 2- Audio input 1. right channel 0.5 VRMS (connected to No.6) 3- Audio output 2. left channel 0.5 VRMS (connected toNo.1) 4- GND (audio) 5- GtiD 6- Audio input 2. left channel 0.5 VRMS/>lOk 0 7- RGB input, blue (B) 8- Switch signal video (status) 9- GND lo- Reserved for clock signals (not connected)
1 l- RGB input, green (G)
12- Reserved for remote control (not connected) 13- GND 14- GND switch signal RGB 15- RGB input, red (R) 16- Switch signal RGB 17- GND (video) 18- GNDlS- Video output 1 Vpp/75 ohm 20- Video input 1 Vpp/75 ohm 21- Shield
10 12 14 16 18 20
lr-1
Attention!
Rl .Ql
I
NO
short circuit
1 YES
* I
R2.11 D8
I /
I i._-.. ._. _
Q 602
4
Measure +115 I
V supply
___
I
..--
Pl .RS,ZDl
supply 165-270V
ROUBLESHOOTlNG
-._
TROUBLE
No color No vertical deflection Vertical Vertical linearity size shift linearity size I I
CHECK POINTS
1101, T102, C127, 1102, check pin 38SSC Check +K, 1601, pin 42 1401, pin 43 1401 C 625, R 623 C 625, R 624 R 626. P 601 L601, C608 / i I I
1 Vertical
+B, C 607, L 602 1101 pin 25, ABL, FOCUS, HEATER, 1101 pin 17. SCREEN. TUOl, AGC, IF, Fll 01 synchrony 1401 TUOl. IF. FllOl EHT. +M EHT
1 Noise picture _-Vert./horizontal Interference No sound Low sound ( Sound distortion Contrast Brightness Color saturation Tuning Memory Band select ! No video-out No video-in
Check 1101 pin 5 and pin 50, 1401 pin 3, pin 5, +G 1101 pin 5, pin 50. 1401 pin 5. +G, R 403 1401, +G, R 403 1301 pin 5, 1101 pin 25, ABL 1301 pin 3, 1101 pin 17 1301 pin 4, 1101 pin 26 1301 pin 1, Q 301, +D, TUOl I 302, I 301, SDA, SCL I 301 pin 7/8. I 303, +K, TUOl on the SCART on the SCART Check TV-VID signals, Check Q 651
1301 pin 12, 1101 pin 16 on AV mode, check the on AV mode SCART pin 20 and 1101 pin 15
video signals No sound out on the SCART 1 No sound in on the SCART No remote control reception I
I1 01 pin 1, Q 653 . Q654 Check the audio signals on SCART pin 2/6 and 1101 pin 6 Check signals on pin 3 IROland 1301 pin 35 1
10
in
a
0 \t -
4
-I0
c-2
0
I /
T---y7
!_. f
-.- -.
a n
-*---
-c
l
3 y-------
c
W >
E
n
CT
.l.,f-
-.-,
-----D
------.-_.__J
--
.-_
DESCRiPTONS
OF THE PARTS
29 MiCROCONTROLLER
Below items are controlled or generated
STAGE
by means of these controllers. on PT
fo CTV 32.25 V2.0 (for mono models) and CTV 352s V1.4 (for stereo models) are used as controller . chassis. 0 Voltage synthesis + On screen display 3 Control of two transmission + Full peri-TV (&art) switching standard and double scat-t switching on stereo models, 0 Controls of the simple text or fastext decoder 0 Controls of stereo decoder TDA 9840 as German Stereo Decoder 9 SAA 7283 as Nicam decoder Q Sound processing (Bass, treble, balance) Color, Contrast) tuning
3- ANALOG
OPERATION
PART WITH
TDA 8362
TDA8362 is a single-chip TV processor which contains nearly all small signal functions that are required for color television receiver. Fora complete receiver the following circuits need to be added a base-band delay Iine (TDA4665) a tuner and output stages for audio, video and horizontal and vertical deflection. TDA8362 can handle signals with positive modulation and it supplies the signals which are required for secam decoder TDA8395.
VlDEO IF AMPLIFIER
The IF amplifier contains 3 AC-coupled control stages with a total gain control range of greater than 60 dB.The reference carrier for the video demodulator is obtained by means of passive regeneration of the picture carrier. The external reference tuned circuit is the only remaining adjustment of the IC. In the TDA8362 the polarity of the demodulator can be switched so that the circuit is suitable for both positive and negative modulated signals. The AFC circuit is driven with the same reference signat as the video demodulator. To ensure that the video content does not disturb the AFC operation a sample and hold circuit incorporated: the capacitor for this function is internal. the AFC output voltages 6V. The AGC detector operates on levels, top sync for negative modulated and top white for positive modulated signals . The AGC detector time constant capacitor is connected externally.
SOUND IF CIRCUIT
On mono models;
The sound bandpass and trap filters have to be connected externally. The filtered intercarrier signal is fed to a limiter circuit and is demodulated by means of PLL demodulator. The PLL circuit tunes itself automatically to the incoming signal, consequently, no adjustment is required. The volume is DC controlled. The composite audio output signal has an amplitude of 700 mV RMS at a volume control setting of -6 dB. The de-emphasis capacitor has to be connected externally. The non-controlled audio signal can be obtained from pin 1 via a buffer stage. The amplitude of this signal is 350 mV RMS. The TDA8362 external audio input signal must have an amplitude of 350 mV RMS. The audio/video switch is controlled via the chrominance input pin.
On stereo models;
On stereo models, the adjustable sound output pin (pin50) is used for mono sound. An external sound IF circuit TDA3845 is used for NICAM B/G, I stereo systems. For NICAM L stereo system, TDA4470B Sound IF IC is used so that obtain AM sound and NICAM I sound carrier. On German Stereo system, TBA120U is used as FM demodulator for second sound carrier.
SYNCHRONIZATION
CIRCUIT
The sync separator is preceded by a voltage controlled amplifier which adjusts the sync pulse amplitude to a fix level. The sync pulses are then fed to the slicing stage (separator) which operates at 50 % of the amplitude. The separated sync pulses are fed to the first phase detector and to the coincidence detector. The coincidence detector is used for transmitter identification and to detect whether the line oscillator is synchronized. When the circuit is not synchronized, the voltage on the peaking control pin (pin 14) is LOW so that this condition can be detected externally The IC TDA8362 contains a start up circuit for the horizontal oscillator. When this feature is required a current of 6.5 mA has to be supplied to pin 36.
COLOR DECODING
TDA8362 contains PAL and NTSC decoder (TDA8361 contains only PAL decoder) but it can cooperate with the secam add-on secam decoder TDA8395. The communication between two ICs is achieved via pin 32. The TDA8362 supplies the reference signal (4.43 MHz) for the calibration system of the TDA8395, identification of the color standard is via the same connection. When a SECAM signal is detected by the TDA8395 the IC will draw a current of 150 uA. When TDA8362 has not identified a color signal in this condition it will go into the SECAM mode, that means it will switch of the R-Y and B-Y outputs and increase voltage level on pin 32.
41 VERTICAL
DEFLECTION
CIRCUIT
WITH TDA3653B
The TDA3653B is vertical deflection circuit for drive of various deflection systems with currents up to 1.5 A peak to peak. Pin 5 is the output pin. the supply for the output stage is fed to pin 6 and the output stage ground is connected to pin 4. Pin 1 is the input for the driver of the output stage . The signal at pin 1 is also applied via external resistors to pin 3 which is the input of the switching circuit. When the flyback starts, this switching circuit rapidly turns off the lower output stage and so limits the turn-off dissipation. It should be noted that the lowest voltage at pin 8 is > 2.5 V, during normal operation.
17
I -
J
tG
5v
12.5v
.-
TDA8362 are connected to base of Q601(2SC: 57i;1 via R602 Q601 drives Q602 (BUH515D) via the drive transformer TR602. TR601 is the EHT transfon>er. r B i 115 V ) is switched by Q602 and TR601 generates both EHT, FOCUS, G2 voltages required for CPT and 170 V. Heater voltage and 26 V vertical supply voltage. The anode beam current information from per 7 of TR601 is used for reducing contrast at too high beam currents, in order to stabilize the voltages dew& from power supply.
5- HORfZ6NTAL DRIVE CIRCUIT Tl~e horizontal drive pulses obtained from pin 37 of the
61 SOUND OUTPUT
STAGE
.On mono models, TDA7056A is used as sound output amplifier with DC volume control. Pin 50 of the TDA8362 is AC coupled to the input pin 3 of the TDA7056A via a RC filter. It is supplied by + 12V coming from a separate winding in the SMPS transformer. On stereo models, TDA7057AQ is used as sound amplifier. The sound level is controlled by sound processor TDA8425 via 1% bus on stereo boards. The outputs of TDA8425 ( pin 9 and pin 13 ) is connected to TDA7057AQ via a divider circuit and two capacitors.
71 TELETEXT
STAGE
The teletext stage consists of I SAA5254. On this stage, it should be paid attention that there is video signal on pin 8 of I SAA5254 after a RCL filter, on condition that existence of the other requirements such as +5V, periferical components. Basically, fastext stage consists two ls, STV5346 Teletext decoder and CTV 974 fastext controller bus interface. For List Mode a 2K EEPROM (PCF8582) can be added. with 1%
81 CRT STAGE
The TDl6103Q is used on CRT stage as video output amplifier. The TDA6103Q consists of three monolithic video output amplifiers. Each amplifier can be seen as an operational amplifier with negative feedback. The advantage of negative feedback is that the amplifier characteristics do not play an important role up to certain frequencies. The device needs only one power supply voltage (+M ). In contrast to previous types of DMOS video amplifiers, the TDA 6103Q does not need a second supply voltage (12V.), so it saves one wire from motherboard to CRT stage. As the TDA 8362 has no white point adjustment for gain and three adjustments for black setting. and no black current set-up, two adjustments are required
VERT. PULSE
HE DETAILS
Mother Board Contains
OF THE BOARDS
TDA 4605 Switch Mode Power Supply Controller TDA 4665 Baseband Delay Line (for mono) (for stereo)
TDA 8395 Secam Decoder TDA 7056A Audio Output Amplifier TDA 7057AQ Audio Output Amplifier PCF 8582 2K EEPROM TDA 3653B Vertical Driver SAA 5254 Simple Text Processor TDA 9830 AM Demodulator LM 317 Voltage Regulator i_M 7805 Voltage Regulator LM 7808 Voltage Tuner Infrared Receiver Horizontal Degaussing Deflection Circuit Part Regulator
4 push buttons ( p+, p-, v+, v-) Stand By Led Main Switch Start Jack Extension Connectors
a ;ii
24
____...
_~
Block Diagram
36
TDA 4665
The TDA4665 is an integrated baseband delay line circuit. It provides a delay of 64 us for the color difference signals. (R-Y) and (B-Y), in multi-standard TVs.
Block dianram
16 --+
SIGNAL CLAMPING
*(R-Y)
14
9 -*
SIGNAL CLAMPING
analog supply
I-
10
digital supply
1-
.3 I GND2
I
4,6
GNDl
PP
39
Microcontroller
Unit I
CTV 352 S(for stereo) and CTV 322(for mono) are a voltage synthesis tuning system with on screen display OSD of all relevant control function. Analog picture settings are controlled by 4 on-chip digital to analog converters. Sound volume can be controlled by the fifth on-chip digital to analog converter in mono only system. Full sound ( volume, bass, treble, balance ) in German Stereo and Nicam configuration and Teletext can be controlled via the l2C bus using a sound processor and teletext decoder. This controllers can control up to two start plugs.
PINNING 1 Tuning voltage control output 2 Volume control output 3 Brightness control output 4 Color control outout 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 Contrast or hue control output Tone, balance or hue control output Band-switch O-output Band-switch l-output Analogue AFC sense input Dual/Non Dual language sound input VTR time constant control output Ext./int. audio/video source control output Keyboard scan line input/output Keyboard scan line input/output Keyboard scan line input/output Keyboard scan line input/output Keyboard scan fine input/output Keyboard scan line input/output Keyboard scan line input/output System modestrobe output Ground supply input OSD red output OSD areen output
PIN VOLTAGE
: 5v - ov
: 0 - 5v :._
._
: 2-4V :i 5, (TV) - OV (AV) ._ ._ :._ ._
:-_ : 5v
:: 4.5vpp : 4.5Vpp
Tl
INTN/TO
vow3 h
HSYNCN
:-----
-------
-----I
_:-qy) tI I I I , T I I
oNs::$E;;:;
$6.BIT
INTERNAL
BUS I
J
2C
RESETNt
TEST-
I PO
I 5 Pi
T T Illli
16 LIP1 PWM 1 5 TDAC AFC
T T
SDA SCL
DPO
Tl
INTN/TO
vow1
vow3
DOSCZ
HSYNCN
T voy T
DO~CI TUSY,NCN(
._____JL________L___,
XTAL l-
III1
IIII
: CTAL 2 c
1 COUNTER
1 1
6KxB
I 126X8
btN~HAlUH
I
I
!ESETNf
I I
TESTL-__ --_____------J
T
8
T
PWM yl 1 5 TDAC AFC SDA
T
SCL
5 Pl
6 DPO DPl
PO
42
TDA 4605-3
1 PINNING 1 information Input Concerning Secondary Voltage 2 Information lnout Reaardina the Primarv Current 3 ,lnput for Primary Voltage Monitor 4 Ground ) 5 1output 1 6 1 SUDDIV voltaae lnout 7 Input for Soft-Start and Integrator Circuit 8 Input for the Feedback of the Oscillator PIN VOLTAGE ST-BY NORM. 0.4v 0.4v 1V 1.2v 2.1v 2v ov ov 0.8V 1 8V (1OVpp) 12V 1 12.8V l.lV 1.9v 0.3v 0.4v
I
r
-IFIEF 4l-
6min
m-r
6A 6E 6mar
L
3 7 6
43
4
5
Ground output
Push-pull output provides &l A for rapid charge and discharge of the gate capacitance of the power MOS-transistor.
44
TELETEXT
PART
Simple text stage consists of SAA 5254 Teletext decoder. This I is controlled via 1% bus. Basically fastext stage consists two ls, STV 5346 Teletext decoder and CTV 974 Fastext controller with 1% bus interface. For List Mode a 2K EEPROM (PCF8582) can be added.
SAA 5254
PIN VOLTAGE PINNING ._ 1 + 5v supply :2 27 MHz crystal oscillator output ._ 3 27 MHz crvstal oscillator inbut : ov 4 OV crystal oscillator ground : ov 5 OV ground : 5v 6 Positive reference voltaae for the ADC. ._ 7 Video black level storagepin, connected to ground via a 100 nF capacitor : 1vpp 8 Composite video input pin ._ 9 Reference current input pin. connected to around via a 27kohm resistor : 5v I 10 I +5v SUDDIV :11 STTV/FB/FFB polarity selection pin 12 Sync to TV output pin/line flyback input pin. Function controlled by an :internal register bit (scan sync mode) 13 PLL time constant switch/field flyback input pin. ._ Function controlled by an internal register bit (scan sync mode) : ov 14 OV ground 15 Dot rate character output of the RED color information 16 Dot rate character output of the GREEN color information 17 Dot rate character output of the BLUE color information 18 DC input voltage to define the output high level on the RGB pins 19 Dot rate fast blankina outbut : ov 20 Ground 21 Programmable output to provide contrast reduction of the TV picture formixed :text and picture displays or when viewing newflash/subtitle pages;open drain output 22 25Hz output synchronized with the CVBS inputs field sync pulses to produce :a non-interlaced display by adjustment of the vertical deflection currents 23 Dot rate character output of teletext foreground color information; open *_ drain output 24 Serial clock input for the I*C-bus. It can still be driven during power-down : 5vpp of the device 25 Serial data port for the 12C-bus;open drain output. It can still be driven : 5vpp during power-down of the device :26 to 40 Internally connected.Must be left open-circuit in application
I I
53
BLAN
C%i t 121
RGBREF I Ire
; 123
t I19
DISPLAY
SAA5254
DCVBS
T
TIMING CHAIN
A.
1
I%-BUS INTERFACE
--* -
SDA SCL
- 1
VSS
- 1c
REF+
+
l
OSCOUT OSCIN
CRYSTAL OSCILLATOR
OSCGND
BLACK lickCVBS
POL
54
Features 0 Driver
0 0 0 0 0 Output Stage Thermal Protection Flyback Generator Voltage Stabilizer Guard Circuit
TDA 36538
VOLTAGE
a h
DRIVER
THERMAL PROTECTION
Block diagram
62
TDA 6103Q
PINNING 1 Inverting input 1 2 lnvertina inout 2 3 Inverting input 3 4 Ground, fin 5 Non-inverting input 6 Supply voltage 7 Cathode output 3 6 Cathode output 2 9 Cathode output 1 PIN VOLTAGE :l .ovpp :l .ovDD :l .ovpp
._
.av :iaov
:I
: sovpp : sovpp : sovpp
1 DO
---I 3x Il I I
-------------cm
I
DD
DD
16
I
MIRROR 2
DD
I DD I
5.
_non-Inverting . input ip .
WSPTUNER
BNDI
AFC
.
P.UP 1-a
ST.AV FE EXTl +-
M N N N M N
I6 I I7
KEY3
cnm1/L J J
MISTR
VI ~~ rim
,,
GND
1402
I.
TDA7057AQ
ST
I6
-6
L I I
T-L-l
AGC
+ \
-__
16owi
STDBY
1301
SDA
EXT2
cn
: m
.._ f
(PAL/SE
XTAL i TEST
s k k
!%
in -
H.SYN
I
0
_)
In.
4.7uFa
< R-J
( (
I
Cl62
6-J B-J
16V
h_