Data Sheet: Multiple Voltage Regulator
Data Sheet: Multiple Voltage Regulator
DATA SHEET
Philips Semiconductors
Preliminary specication
TDA3617
DC short-circuit safe to ground and VP for all regulator outputs. GENERAL DESCRIPTION The TDA3617J is a multiple output voltage regulator with three independent regulators. It contains: 1. Three fixed voltage regulators with foldback current protection (regulators 1, 2 and 3) 2. A supply pin that can withstand load dump pulses and negative supply voltages 3. Independent enable inputs for regulators 1, 2 and 3 4. Local temperature protection for regulator 3 5. A hold output that can be used to interface with a microprocessor. The hold indicates that the selected output voltages are available and within their ranges.
MAX.
UNIT
17.5 30 50 40 175
V V V A C V V V
Voltage regulators output voltage regulator 1 output voltage regulator 2 output voltage regulator 3 9.45 5.25 3.46
ORDERING INFORMATION TYPE NUMBER TDA3617J PACKAGE NAME DBS9P DESCRIPTION plastic DIL-bent-SIL power package; 9 leads (lead length 7.7 mm) VERSION SOT157-4
1999 Jul 14
Philips Semiconductors
Preliminary specication
TDA3617
VP
(14.4 V)
&
REGULATOR 1
4 (9 V/1.3 A)
REG1
Ven1
2 6 (5 V/600 mA)
&
Ven2 9
REGULATOR 2
REG2
Ven3
&
REGULATOR 3
REG3 HOLD
TDA3617
8 GND
HOLD
MGL589
PINNING SYMBOL Ven3 Ven1 VP REG1 REG3 REG2 HOLD GND Ven2 PIN 1 2 3 4 5 6 7 8 9 DESCRIPTION enable input regulator 3 enable input regulator 1 supply voltage regulator 1 output regulator 3 output regulator 2 output hold output ground enable input regulator 2
handbook, halfpage
1 2 3 4 5 6 7 8 9
MGL590
TDA3617
1999 Jul 14
Philips Semiconductors
Preliminary specication
TDA3617
The TDA3617J has a hold circuit which indicates when one of the regulators is out-of-regulation. The hold function is disabled when all the enable inputs are LOW (TDA3617J in standby mode). The HOLD output (open collector output) can be wired OR-ed with other hold outputs of other regulator parts (e.g. TDA3618). When all the regulators of the TDA3617J are disabled (switched off), the HOLD output will be high ohmic. Because of this feature, the hold will not influence the hold information when wired OR-ed with other regulator parts. Figure 3 shows the total timing of a semi-on/off logic set. Figure 4 shows the total timing of the HOLD signal.
load dump
9.4 V 4.5 V 4.0 V
VP
regulator 1
0V 2.2 V enable regulator 2 2.0 V 5.0 V
regulator 2
0V 2.2 V enable regulator 3 2.0 V 3.3 V
regulator 3
0V
MGL621
1999 Jul 14
Philips Semiconductors
Preliminary specication
TDA3617
load dump
VP
out of regulation
out of regulation
LIMITING VALUES In accordance with the Absolute Maximum Rating System (IEC 134). SYMBOL VP operating jump start load dump protection Vbat(rp) Ptot Tstg Tamb Tj reverse polarity battery voltage total power dissipation storage temperature ambient temperature junction temperature non-operating operating operating t 10 minutes for 50 ms; tr 2.5 ms non-operating PARAMETER supply voltage 55 40 17.5 30 50 18 62 +150 +85 175 V V V V W C C C CONDITIONS MIN. MAX. UNIT
1999 Jul 14
Philips Semiconductors
Preliminary specication
TDA3617
VALUE 2 50
QUALITY SPECIFICATION In accordance with SNW-FQ-611-E. The number of the quality specification can be found in the Quality Reference Handbook. CHARACTERISTICS VP = 14.4 V; Tamb = 25 C; measured in test circuit of Fig.6; unless otherwise specied. SYMBOL Supplies VP supply voltage operating REGn on jump start load dump protection Iq quiescent current note 1 t 10 minutes for 50 ms; tr 2.5 ms VP = 12.4 V; note 2 VP = 14.4 V; note 2 Power supply Schmitt trigger for regulators 1, 2 and 3 Vthr Vthf Vhys Vi(off) Vi(on) ILI Hold buffer IsinkL ILO LOW-level sink current output leakage current VHOLD 0.8 V VHOLD = 5 V 2 0 5 mA A rising voltage threshold falling voltage threshold hysteresis Ven = 3 V Ven = 3 V 6.2 4.0 1.5 0.2 Ven = 5 V 5 1.8 30 6.8 4.5 2.3 7.5 5.0 3.0 V V V 9.5 6 14.4 14.4 5 5 17.5 17.5 30 50 40 V V V V A A PARAMETER CONDITIONS MIN. TYP. MAX. UNIT
Enable input (regulators 1, 2 and 3) off-level input voltage on-level input voltage input leakage current +1.2 50 V V A
1999 Jul 14
Philips Semiconductors
Preliminary specication
TDA3617
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
Regulator 1 (IREG1 = 5 mA) VREG1(off) VREG1 VREG1 VREGL1 IqREG1 SVRR1 VREG1d IREG1m IREG1sc ct Vthr Vthf Vhys output voltage off output voltage line regulation load regulation quiescent current supply voltage ripple rejection drop-out voltage current limit short-circuit current cross talk noise 1 mA IREG1 1.3 A 10.5 V VP 17.5 V 10.5 V VP 17.5 V 1 mA IREG1 1.3 A IREG1 = 1.3 A f = 3 kHz; Vi(p-p) = 2 V IREG1 = 1.3 A; note 3 VREG1 > 7.5 V; note 4 RL 0.5 ; note 5 note 6 1 9.0 9.0 20 35 45 70 0.5 1.4 500 25 VREG1 0.15 VREG1 0.35 0.2 400 9.45 9.45 50 70 110 1 150 mV V V mV mV mA dB V A mA V 8.55 8.55 60 1.3 250 8.1 0.1 0.5 mA IREG2 600 mA 8 V VP 17.5 V VREG2 VREGL2 IqREG2 SVRR2 VREG2d IREG2m IREG2sc ct Vthr Vthf Vhys line regulation load regulation quiescent current supply voltage ripple rejection drop-out voltage current limit short-circuit current cross talk noise 8 V VP 17.5 V 1 mA IREG2 600 mA IREG2 = 0.4 A f = 3 kHz; Vi(p-p) = 2 V IREG2 = 600 mA; VP = 6 V; note 3 VREG2 > 4 V; note 4 RL 0.5 ; note 5 note 6 4.75 4.75 60 0.65 100 4.3 0.1
Schmitt trigger for hold of regulator 1 rising threshold voltage of regulator 1 falling threshold voltage of regulator 1 hysteresis voltage VP rising VP falling VREG1 0.075 V 0.3 V V
Regulator 2 (IREG2 = 5 mA) VREG2(off) VREG2 output voltage off output voltage 1 5.0 5.0 2 20 10 70 1 0.8 300 25 VREG1 0.15 VREG1 0.35 0.2 400 5.25 5.25 50 85 40 1.5 150 mV V V mV mV mA dB V A mA V
Schmitt trigger for hold of regulator 2 rising threshold voltage of regulator 2 falling threshold voltage of regulator 2 hysteresis voltage VP rising VP falling VREG1 0.075 V 0.3 V V
1999 Jul 14
Philips Semiconductors
Preliminary specication
TDA3617
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
Regulator 3 (IREG3 = 5 mA) VREG3(off) VREG3 VREG3 VREGL3 IqREG3 SVRR3 IREG3m IREG3sc ct Vthr Vthf Vhys Notes 1. Minimum operating voltage, only if VP has exceeded 4.5 V. 2. The quiescent current is measured in the standby mode. Therefore, the enable inputs of regulators 1, 2 and 3 are LOW (Ven < 1 V). 3. The drop-out voltage of regulators 1, 2 and 3 is measured between VP and VREGn. 4. At current limit, IREGmn is held constant (see Fig.5 for the behaviour of IREGmn). 5. The foldback current protection limits the dissipated power at short circuit (see Fig.5). 6. Perform the load regulation test with sine wave load of 10 kHz on the regulator output under test. Measure the RMS ripple voltage on each of the remaining regulator outputs, using a 80 kHz low-pass filter. output voltage off output voltage line regulation load regulation quiescent current supply voltage ripple rejection current limit short circuit current cross talk noise 1 mA IREG3 300 mA 5 V VP 17.5 V 5 V VP 17.5 V 1 mA IREG3 300 mA IREG3 = 300 mA f = 3 kHz; Vi(p-p) = 2 V VREG3 > 3 V; note 4 RL 0.5 ; note 5 note 6 1 3.3 3.3 2 20 10 70 0.45 50 25 VREG1 0.15 VREG1 0.35 0.2 400 3.46 3.46 50 50 15 150 mV V V mV mV mA dB A mA V 3.14 3.14 60 0.35 15 2.7 0.1
Schmitt trigger for hold of regulator 3 rising threshold voltage of regulator 3 falling threshold voltage of regulator 2 hysteresis voltage VP rising VP falling VREG1 0.075 V 0.3 V V
1999 Jul 14
Philips Semiconductors
Preliminary specication
TDA3617
handbook, halfpage
MGL623
9V
handbook, halfpage
VREG2 VREG1 5V
MGL592
2V
a. Regulator 1.
b. Regulator 2.
handbook, halfpage
VREG3 3.3 V
MGL591
1999 Jul 14
Philips Semiconductors
Preliminary specication
TDA3617
VP C1 220 nF
(1)
HOLD
VP
enable input regulator 2 9 Ven2 enable input regulator 3 Ven3 enable input regulator 1 Ven1
regulator 2
5V C2 47 F RL(REG2) 1 k
TDA3617
1 5 regulator 3
3.3 V C3 47 F RL(REG3) 1 k
regulator 1 2 8 GND 4
9V C4 47 F
MGL593
RL(REG1) 1 k
Application information NOISE Table 1 Noise gures NOISE FIGURE (V)(1) REGULATOR 1 2 3 Note 1. Measured at a bandwidth of 200 kHz. The noise on the supply line depends on the value of the supply capacitor and is caused by a current noise (output noise of the regulators is translated to a current noise by means of the output capacitors). The noise is minimum Co = 10 F Co = 47 F Co = 100 F tbf tbf tbf 150 150 200 tbf tbf tbf
when a high frequency capacitor of 220 nF in parallel with an electrolytic capacitor of 100 F is connected directly to pins 3 and 8 (supply and ground). STABILITY The regulators are stabilized with the externally connected output capacitors. The value of the output capacitors can be selected by referring to the graph illustrated in Fig.7. When an electrolytic capacitor is used, its temperature behaviour can cause oscillations at temperatures lower than 20 C. In this case, use a tantalum capacitor. The two examples on the next page show how an output capacitor value is selected.
1999 Jul 14
10
Philips Semiconductors
Preliminary specication
TDA3617
20
MGK612
R () 15 maximum ESR 10
Example 2
Regulators 1, 2 and 3 are stabilized with an electrolytic output capacitor of 10 F (ESR = 3.18 ). At 30 C, the capacitor value is decreased to 3.3 F and the ESR is increased to 23 . The regulator will be instable at 30 C.
stable region
Solution
Use a 47 nF HF capacitor in parallel with the output electrolytic output capacitor. As can be seen from the graph in Fig.7, the regulators will remain stable with an output capacitor of 47 nF onwards. The electrolytic output capacitor is only needed to minimize the output noise. Fig.7
0.1
10
C (F)
100
1999 Jul 14
11
Philips Semiconductors
Preliminary specication
TDA3617
SOT157-4
non-concave x Dh
D Eh
A2
B j E A
L3 L Q 1 Z e1 e bp w M 9 m e2 c v M
5 scale
10 mm
DIMENSIONS (mm are the original dimensions) UNIT mm Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION SOT157-4 REFERENCES IEC JEDEC EIAJ EUROPEAN PROJECTION A 17.0 15.5 A2 4.6 4.2 bp 0.75 0.60 c 0.48 0.38 D (1) 24.0 23.6 d 20.0 19.6 Dh 10 E (1) 12.2 11.8 e 5.08 e1 e2 Eh 6 j 3.4 3.1 L 8.4 7.0 L3 2.4 1.6 m 4.3 Q 2.1 1.8 v 0.6 w 0.25 x 0.03 Z (1) 2.00 1.45
2.54 5.08
1999 Jul 14
12
Philips Semiconductors
Preliminary specication
TDA3617
The total contact time of successive solder waves must not exceed 5 seconds. The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature (Tstg(max)). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit. Manual soldering Apply the soldering iron (24 V or less) to the lead(s) of the package, either below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 C, contact may be up to 5 seconds.
Suitability of through-hole mount IC packages for dipping and wave soldering methods SOLDERING METHOD PACKAGE DIPPING DBS, DIP, HDIP, SDIP, SIL Note 1. For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board. DEFINITIONS Data sheet status Objective specication Preliminary specication Product specication Limiting values Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specication is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Where application information is given, it is advisory and does not form part of the specication. LIFE SUPPORT APPLICATIONS These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale. This data sheet contains target or goal specications for product development. This data sheet contains preliminary data; supplementary data may be published later. This data sheet contains nal product specications. suitable suitable(1) WAVE
1999 Jul 14
13
Philips Semiconductors
Preliminary specication
TDA3617
1999 Jul 14
14
Philips Semiconductors
Preliminary specication
TDA3617
1999 Jul 14
15
For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825 Philips Electronics N.V. 1999
Internet: http://www.semiconductors.philips.com
SCA 67
All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.
545002/01/pp16
Jul 14