Professional Documents
Culture Documents
DO-254/CTS™: FPGA Level In-Target Testing
DO-254/CTS™: FPGA Level In-Target Testing
Top Features
The FAA/EASA Guidance
DO-254/ED-80, "Design Assurance for Airborne Electronic Hardware" is
currently recognized by the FAA and EASA as a means of compliance to the
federal aviation regulations for the development of FPGAs, PLDs and ASICs
used in commercial airborne systems.
The Flow
Step 1: Functional simulation of the DUT using the RTL simulator. DO-254/CTS
provides a plug-in that generates two sets of vectors (no changes to
design & testbench):
Input Vectors - test vectors for hardware testing based on
the testbench
Golden Vectors - RTL simulation results which are used as
basis for comparison
Step 3: In-target testing at full speed with the mother board and daughter
board using the Input Vectors as test vectors.
The Solution
Host FPGA
www.aldec.com
Traditional Hardware
Verification
Input Type
Real Data
Verification Type
At Speed
At Speed
Target Device
Yes
Yes
Limited Controllability
Output Format
Limited
Development Cost
Very High
Reduced Substantially
KEY Benefits
Augments Target Board Testing
cally compare RTL simulation results with hardware testing results. The utility
difficult using the target board. DO-254/CTS augments target board testing to
displays either a PASS or FAIL message in which results can be further investi-
Development of test vectors for hardware testing for an average Level A/B
DO-254/CTS can be used with any 3rd party RTL Simulator, Synthesis and P&R
tools.
equipped with a utility that converts the testbench within minutes into test
vectors to be used for hardware testing.
to avoid manual bypasses of cables and wires which are typically prone to
errors and bugs.
Aldec, Inc.
Ph +1.702.990.4400
[email protected]
Visit us at www.aldec.com
2014 Aldec, Inc. Aldec is a trademark of Aldec, Inc. All other trademarks or registered trademarks are property of their respective owners. Rev_09.14