Logarithmic Multiplier: An Analytical Review
Logarithmic Multiplier: An Analytical Review
ISSN:2319-6890)(online),2347-5013(print)
1 August 2016
1.
Introduction
Input Y
Input X
Logarithmic
Converter
Logarithmic
Converter
Adder Circuit
Antilogarithmic
Converter
X*Y
Logarithmic operation
Log Z= Log A + Log B
Log Z= Log A - Log B
Log
Z=
Log
A
+
Log2(1+2(Log B- Log A))
Log Z= Log A +Log2(1-2( Log
B- Log A)
)
3.
doi : 10.17950/ijer/v5s8/817
Page 721
The error
define as
percent, and 0.1538 percent. Juang et. al. [22] uses a two region
conversion method to achieve high accuracy with less area and
complexity of the circuit. It proposed a two region bit level
manipulation schemes to achieve high accuracy with the area,
time and efficient hardware implementation. Similar approach
has been used to achieve accuracy for an antilogarithmic
converter. Table 2 give the overall accuracy comparison of all
existing logarithm conversion methods regarding a number of
partitioned regions, maximum positive error, maximum negative
error, error range, maximum positive percent error, maximum
negative percent error and percent error range.
Table 4: The Accuracy Comparison of Various Logarithm
Conversion Methods
ISSN:2319-6890)(online),2347-5013(print)
1 August 2016
doi : 10.17950/ijer/v5s8/817
Page 722
IJER@2016
ISSN:2319-6890)(online),2347-5013(print)
1 August 2016
vii. K. Johansson, O. Gustafsson and L. Wanhammar, Implementation
of Elementary Functions for Logarithmic Number Systems. IET Computer &
Digital Techniques, Vol. 2, No. 4, pp. 295304, April 2008.
viii. V. Mahalingam, and N. Rangantathan, Improving Accuracy in
Mitchell's Logarithmic Multiplication Using Operand Decomposition, IEEE
Transactions on Computers, Vol. 55, No. 2, pp. 1523-1535, December 2006.
ix. E. Swartzlander and A. Alexopoulos, The sign/logarithm number
system, IEEE Transactions on Computers, vol. C, no 12, pp. 12381242,
December 1975.
x. P. T. P. Tang, Table-Lookup Algorithms for Elementary Functions
and Their Error Analysis. IEEE 10th Symposium on Computer Arithmetic,
Grenoble, New York, pp. 232236, 2628 June 1991..
xi. M. J. Schulte, and E. E. Swartzlander, Hardware Designs for
Exactly Rounded Elementary Functions. IEEE Transactions on Computers, Vol.
43, No. 8, pp. 964973, Aug. 1994.
xii. J. E. Stine, and M. J. Schulte, The Symmetric Table Addition
Method for Accurate Function Approximation.Journal of VLSI Signal
Processing Systems, Vol. 21, No. 2, pp. 167177,Feb.1999.
xiii. D. Das Sarma and D. Matula, Faithful bipartite ROM reciprocal
tables, Computers Arithmetic. pp. 1728, 1995.
xiv. H. Hassler and N. Takagi, Function evaluation by table look-up and
addition, Computers Arithmetic, IEEE Symp., pp. 1016, 1995.
xv. M. Schulte and J. Stine, Symmetric bipartite tables for accurate
function approximation, Computers Arithmetic Proceedings, pp.175183, 1997.
xvi. M. J. Schulte, and J. E. Stine, Approximating Elementary Functions
with Symmetric Bipartite Tables, IEEE Transactions on Computers, Vol. 48,
No. 8, pp. 842847, Aug. 1991.
xvii. R. Muscedere, V. Dimitrov, G.A. Jullien, and C.W. Miller, Efficient
Techniques for Binary-to-Multi digit Multi dimensional Logarithmic Number
System Conversion Using Range-Addressable Look-Up Tables, IEEE
Transactions on Computers, vol. 54, no. 3, pp. 257-272, Mar. 2005.
xviii. J.N. Mitchell, "Computer Multiplication and Division using Binary
Logarithms," IRE Transactions on Electronic Computers, Vol. 11, No. 6, pp.
512-517, Aug. 1962.
xix. S.L. San Gregory, R.E. Siferd, C. Brother and D. Gallagher, "LowPower Logarithm Approximation with CMOS VLSI Implementation," Proc. IEEE
Midwest Symp. Circuits and Systems, Aug. 1999.
xx. K.H. Abed, R.E. Sifred, CMOS VLSI Implementation of a LowPower Logarithmic Converter, IEEE Transactions on Computers, Vol. 52, No.
11, pp. 1421-1433, November 2003.
xxi. B.G. Nam, H.J. Kim and H.J. Yoo, Power and Area-Efficient
Unified Computation of Vector and Elementary Functions for Handheld 3D
Graphics Systems. IEEE Transactions on Computers, Vol. 57, No. 4, pp. 490
504, April 2008.
xxii. T.-B. Juang, S.H. Chen and H.-J. Cheng, A Lower error and ROMfree Logarithmic Converter for Digital Signal Processing Applications. IEEE
Transactions on Circuits and Systems II Vol. 56 (12):pp. 931935, 2009.
xxiii. T.-B. Juang, P. K. Meher and K.S. Jan. 2011. High-performance
Logarithmic Converters Using Novel Two-region Bit-level Manipulation
Schemes. IEEE International Symposium on VLSI Design, Automation and Test,
pp.14, 2528 April 2011.
xxiv. Joshua Yung Lih Low and Ching Chuen Jong, Unified MitchellBased Approximation for Efficient Logarithmic Conversion Circuit, IEEE
Transaction on Computers, Vol.-64, No.-6, pp. 1783-1797, June 2015.
xxv. K.H. Abed, R.E. Sifred, VLSI Implementation of a Low-Power
Antilogarithmic Converter, IEEE Transactions on Computers, Vol. 52, No. 9,
pp. 1221-1228, September 2003.
xxvi. Tso-Bing Juang, Han-Lung Kuo and Kai-Shiang Jan, Lower-error
and area-efficient antilogarithmic converters with bit-correction schemes,
Journal of the Chinese Institute of Engineers, 2015.
xxvii. E.L. Hall, D.D. Lynch, and S.J. Dwyer III, Generation of Products
and Quotients Using Approximate Binary Logarithms for Digital Filtering
Applications, IEEE Trans. Computers, vol. 19, no. 2, pp. 97-105, Feb. 1970.
xxviii. M.J. Duncan, Improved Mitchell Based Logarithmic Multiplier for
Low Power DSP Applications, IEEE Intl System on a Chip Conf. (SOCC), pp.
17-20, 2003.
doi : 10.17950/ijer/v5s8/817
Page 723