PT320AT02-2 Product Spec - Ver 1 0 - 20191128 - HKC

PT320AT02-2 Product Specification
滁州惠科光电科技有限公司
Model name: PT320AT02-2
Ver. 1.0
Date: 28. Nov.2019
( ) Preliminary Specification
( √ ) Approval Specification
Any modification is not allowed without HKC’s permission
Customer’s Approval Chuzhou HKC
Signature Date Approved By Product Director Date

Name: Brian
Signature:
Reviewed By PM Manager Date

Name: Lucius
Signature:
Reviewed By Project Leader Date

Name: Vincent
Signature:
Reviewed By PM Date
Name: Asia
Signature:
The copyright belongs to Chuzhou HKC Optoelectronics Technology Co., Ltd.

Any unauthorized use is prohibited.
1 / 23
Contents
Revision History............................................................................................................................. 3
1. GENERAL DESCRIPTION .......................................................................................................... 4
1.1 General Specifications ........................................................................................................ 4
2. ABSOLUTE MAXIMUM RATINGS .............................................................................................. 5
2.1 Absolute Maximun Ratings ................................................................................................. 5
2.2 Absolute Ratings of Environment ........................................................................................ 5
3. ELECTRICAL SPECIFICATIONS ............................................................................................... 6
3.1 Electrical Characteristics..................................................................................................... 6
3.1.1 Power consumption .................................................................................................. 6
3.1.2 LVDS characteristics................................................................................................. 7
3.1.3 LVDS Format ............................................................................................................ 8
3.1.4 Block diagram ........................................................................................................... 8
3.2 Interface Connections ......................................................................................................... 9
3.3 Timing Spec. ..................................................................................................................... 11
3.4 Power On/Off Sequence ................................................................................................... 13
3.5 Flicker Adjustment ............................................................................................................ 14
3.6 Driver IC ESD spec ........................................................................................................... 14
4. OPTICAL CHARACTERISTICS ................................................................................................ 15
4.1 Measurement Conditions .................................................................................................. 15
4.2 Optical Specifications ....................................................................................................... 16
5. MECHANICAL CHARACTERISTICS ........................................................................................ 18
5.1 Mechanical Specification .................................................................................................. 18
5.2 Packing ............................................................................................................................. 19
5.2.1 Packing specifications ............................................................................................ 19
6. DEFINITION OF LABELS ......................................................................................................... 20
6.1 Open Cell Label ................................................................................................................ 20
6.2 Carton Label ..................................................................................................................... 21
6.3 Pallet Label ....................................................................................................................... 22
7. PRECAUTION ........................................................................................................................... 23
7.1 Unpacking ......................................................................................................................... 23
7.2 Storage test ...................................................................................................................... 23

2 / 23
Revision History
Version Date Page (New) Section Description Revision by

Ver. 0.1 2019/10/28 - All Preliminary Specification was First issued Asia
P9/P10/ 3.2/ 3.2 Revise connector model and drawings
Ver. 1.0 2019/11/28 Asia
P23 7.2 7.2 Add storage test

3 / 23
1. GENERAL DESCRIPTION
The specification is applied to 31.5” model (PT320AT02-2) TFT Liquid Crystal Display open cell and it supports
1366 x 768 HD mode with 16.7M colors. This product is with driver ICs and a 30-pins-1ch-LVDS circuit board and built
in without backlight unit.
1.1 General Specifications

Item Specification Unit Note
Screen Size 31.5 inch Diagonal inch -
Outline Dimension 712.085(H)×410.57(V)x 1.4(D) mm D: cell thickness
Active area 697.6845(H) x 392.256(V) mm -
Driver Element a-si TFT active matrix - -
Cell transmittance 7.0 % HKC BLU, center point
Pixel Number 1366 x 768 pixel -
Sub Pixel Pitch 0.51075(H)×0.17025(V) mm -
Pixel Arrangement RGB Horizontal Island - -
Display Colors 16.7M color -
Display Mode Normally Black - -
Display Orientation Signal input with “ABC” - -
Type=AG - -
Surface Treatment Haze=3% - -
Top Surface Hardness ≧ 3H - -
Weight 894 g -
Note:
ABC
Scan direction

4 / 23
2. ABSOLUTE MAXIMUM RATINGS

2.1 Absolute Maximun Ratings
The followings are maximum values which, if exceeded, may cause damage to the unit.
Value
Item Symbol Unit Note
Min. Max.
Power Supply Voltage VCC -0.3 13.5 V (1)
Input Signal Voltage Vin -0.3 3.6 V (1)
Note:
(1) Within Ta=25±2°C
2.2 Absolute Ratings of Environment
Temperature and relative humidity range is shown in the figure below.
Value
Item Symbol Unit Note
Min. Max.
Storage Temperature TST -20 60 °C (1)
Operating Temperature TOP 0 50 °C (1), (2), (3)
Note:
(1) a. 90 % RH Max. (Ta ≤ 40 °C)
b. Web-bulb temperature should be 39℃ Max.(Ta>40°C)
c. No condensation
d. Operating condition with a assemble module
(2) The temperature of panel surface should be 0°C min. and 50°C max.
(3) Any point on the Driver surface must be less than 120°C under any condition. Module designer should apply
adequate thermal solutions to keep the electrical components surface temperature under control limit (ex:
Source Driver IC 120°C, Components on T-con PCB 100°C). Operation over the temperature can cause
damages or decrease of life time.

5 / 23
3. ELECTRICAL SPECIFICATIONS
3.1 Electrical Characteristics
3.1.1 Power consumption
Value
Parameter Symbol Unit Note
Min. Typ. Max.
Power Supply Voltage VCC 10.8 12.0 13.2 V (2)
Rush Current IRUSH - - 3 A (3)
White Pattern - - 0.33 0.47 A

Power Supply
Horizontal Stripe - - 0.46 0.65 A (4)
Current
Black Pattern - - 0.31 0.44 A
Note:
(1) Ambient temperature: 25 ± 2ºC
(2) The ripple voltage should be controlled under 10% of VCC
(3) Measurement Conditions: VCC rising time=470μs
VCC
VCC×0.9
VCC×0.1
GND
470μs
Fig 3.1 VCC rising time condition
(4) Measurement Conditions: Vcc =12V, Ta = 25 ± 2 ºC, Fv = 60 Hz, whereas the test pattern is shown as below.
A. White Pattern B. Horizontal Strip C. Black Pattern
Fig 3.2 Test pattern

6 / 23
3.1.2 LVDS characteristics

Value
Parameter Symbol Unit Note
Min. Typ. Max.
Differential Input High
VTH +100 - - mV
Threshold Voltage
Differential Input Low
VTL - - -100 mV
Threshold Voltage
LVDS interface Common Input Voltage (1)
VCM 1.0 1.2 1.4 V
Differential input voltage |VID| 200 - 600 mV
Terminating Resistor RT 90 100 110 ohm
Input High Threshold Voltage VIH 2.7 - 3.3 V

CMOS interface
Input Low Threshold Voltage VIL 0 - 0.6 V
Note:
(1) The LVDS input signal has been defined as follows:
VTH
VCM |VID|
VTL
GND
Fig 3.3 LVDS input signal

7 / 23
3.1.3 LVDS Format

VESA Format: SELLVDS = L or Open
Fig 3.4 VESA format

JEIDA Format: SELLVDS = H
Fig 3.5 JEIDA format

3.1.4 Block diagram
INPUT CONNECTOR
DATA
DATA DRIVER
TIMING
VCC
CONTROLLE TFT LCD PANEL
(1366x768)
DC/DC
CONVERTER
Fig 3.6 Block diagram

8 / 23
3.2 Interface Connections

Interface Pin Assignment
Connector part No.: CN1 3-10122314-0 (XDYT) or equivalent 1mm pitch 30 pin (1)
Pin No. Symbol Description Note
1 VCC Power supply
2 VCC Power supply
3 VCC Power supply
4 VCC Power supply
5 GND Power Ground
6 GND Power Ground
7 GND Power Ground
8 GND Power Ground
9 SELLVDS LVDS Data Format Selection (3)
10 NC No Connection
11 GND Power Ground
12 RX0N LVDS Data(0) -
13 RX0P LVDS Data(0) +
14 GND Power Ground
17 GND Power Ground
20 GND Power Ground
21 RXCN LVDS clock -
22 RXCP LVDS clock +
23 GND Power Ground
26 GND Power Ground
27 NC No Connection (2)
30 GND Power Ground

9 / 23
Note:
(1) Following finger shows the LVDS pin1 diagram.
#1 #30
CN
#1 #30
CN
Fig 3.7 LVDS connector direction sketch map
(2) For HKC used only, please leave it open.
(3) High: connect to +3.3V→JEIDA Format; Low: connect to GND or Open→VESA Format.
X+C_Board PCBA
1KΩ
SELLVDS TCON
10KΩ
Input connector
Fig 3.8 WP/SDA/SCL PCBA set

(4) Connector drawings

10 / 23
3.3 Timing Spec.

The input signal timing specifications are shown as the following table and timing diagram.
Signal Item Symbol Min. Typ. Max. Unit Note
Frequency Fclkin 50 75.4 85 MHz (1)
Input cycle to
Trcl - - 200 ps (2)
cycle jitter
Spread spectrum
LVDS Clock Fclkin_mod Fclkin-2% - Fclkin+2% MHz
modulation range
Spread spectrum (3)
modulation FSSM 10 - 200 KHz
frequency
LVDS
Receiver Skew
Receiver TRSM -400 - 400 ps (4)
Margin
Data
Frame Rate F 48 60 62.5 Hz
Total TV 784 806 1015 TH TV = TVD + TVB
Vertical Term
Active Display TVD 768 TH
Blank TVB 16 38 247 TH
Total TH 1460 1560 2000 TCLK TH = THD + THB
Horizontal
Active Display THD 1366 TCLK
Term
Blank THB 94 194 634 TCLK
Attention:
The module is operated in DE only mode, H sync and V sync input signal have no effect on normal operation.
Note:
(1) Please make sure the range of pixel clock follows the following equations:
FCLK (max) ≥ Fmax × TV × TH FCLK (min) ≤ Fmin × TV × TH
TV
TVD TVB
DE
TH
DCLK
TCLK
THB THD
DE
DATA Valid Display Data
Fig 3.9 Signal timing diagram

11 / 23
(2) The input clock cycle-to-cycle is defined as below figures.
T T1= T±200ps T2=T1±200ps
Fig 3.10 Jitter

(3) The SSCG (Spread Spectrum Clock Generator) is defined as the following figure.
The LVDS SSM's suggestion is off by default, SOC board must test all validation if SOC board open the LVDS SSM.
Fig 3.11 SSCG

(4) The LVDS timing diagram and setup/hold time is defined and showed as the following figure.
Fig 3.12 LVDS receive interface timing diagram

12 / 23
3.4 Power On/Off Sequence

The power sequence specifications are shown as the following table and diagram.
90% 90%
10% 10% 10%

Vcc
T1 T2 T5 T6
Valid data
Signal
T3 T4
OFF ON OFF
Backlight
Fig 3.13 Power on/off signal sequence
Values
Parameters Units
Min. Typ. Max.
T1 0.5 - 10 ms
T2 0 - 50 ms
T3 500 - - ms
T4 100 - - ms
T5 0 - 50 ms
T6 1000 - - ms
Attention:
(1) The supply voltage of the external system for the module input should be the same as the definition.
(2) To avoid some abnormal display noise, we suggest "VCC falling time" to follow "T6" definition.
(3) The product should be always operated within above ranges.
(4) In case of VCC is off level, please keep the level of input signals on the low or keep high impedance.

13 / 23
3.5 Flicker Adjustment

Flicker must be optimized after module assembly and aging. Its patterns are as follow:
Dot On/Off sub pixel checker under 50% gray level.
Frame N Frame N+1

Fig 3.14 Flicker pattern
3.6 Driver IC ESD spec

If the LCD module is designed with the Plastic Bezel, we suggest ESD protection solutions should be applied to
avoid IC damaged, as shown in Fig.3.15.
Fig. 3.15 Source COF IC ESD protection

14 / 23
4. OPTICAL CHARACTERISTICS
4.1 Measurement Conditions
The table below is the test condition of optical measurement.
Item Symbol Value Unit
Ambient Temperature TA 252 ºC
Ambient Humidity HA 5010 % RH
Supply Voltage VCC 12 V
Driving Signal Refer to the typical value in Chapter 3: Electrical Specification
Vertical Refresh Rate Fv 60 Hz
Light source HKC 31.5” WXGA module White LED Backlight Module/ Film structure
Warm up time Twarm >30 min min
Dark room ED 1lux> lux

To avoid abrupt temperature change during optical measurement, the measurement should be executed in a stable,
windless, in dark room after lighting the light source.
Fig 4.1 Measurement equipment

15 / 23
4.2 Optical Specifications

The relative measurement methods of optical characteristics are shown in 4.2. The following items should be
measured under the test conditions described in 4.1 and stable environment shown in 4.1.
Item Symbol Condition Min. Typ. Max. Unit Note
Rx (0.618)
Red
Ry (0.329)
θx=0°,θy=0°
Gx (0.315)
Green Viewing Angle at
Color Chromaticity Gy Typ - (0.584) Typ +
Normal Direction - (1)
(CIE1931) Bx 0.03 (0.152) 0.03
Blue at center point of
By (0.058)
panel,
Wx (0.287)
White Light source is
Wy (0.289)
HKC Backlight
Color Gamut CG 58 62 % (2)
Transmittance T% 6.3 7 % (3)
Contrast Ratio CR 2400 3000 - (4)
θx=0°,θy=0°
Response Time Tg - 8.5 17 ms (5)
θx+ - 89 -
Horizontal
θx - - 89 -
Viewing Angle CR≧10 Deg. (6)
θy+ - 89 -
Vertical
θy- - 89 -
Note:
(1) Each chromaticity coordinates (x, y) are measured in CIE1931 color space when full-screen displaying
(Red, Green, Blue, White) and light source is defined by HKC Backlight, Measurements shall be made
at the center of the panel, and setup of measurement is shown in Fig 4.1.
(2) The color gamut is defined as the fraction in percent of the area of the triangle bounded by R, G, B
coordinates and the area is defined by NTSC 1931 color standard in the CIE color space. Chromaticity
coordinates are measured by CS2000 and the standard setup of measurement is shown in Fig 4.1.
(3) Definition of Transmittance (T%):
The transmittance is measured with full white pattern (Lmax) at the center of the LCD panel.
Luminance of LCD module

Transmittance (T%)=
Luminance of backlight
(4) Definition of Contrast Ratio (CR):
The contrast ratio can be calculated by the following expression,
𝑪𝑹𝒘
Contrast Ratio (CR): 𝑪𝑹 =
𝑪𝑹𝑫
CRW : Luminance of LCD module with full screen white pattern (255,255, 255) at center point.
CRD : Luminance of LCD module with full screen Dark pattern (0, 0, 0) at center point.
Where the measure point of to the Contrast Ratio is the center of the panel

16 / 23
(5) Definition of Response time (Tg):

Average of gray to gray response time (Tg) means the average switching time of luminance ratios
among 0%,25%,50%,75%,and 100% to each other and is optimized on frame rate =60Hz.
Measured Response To
time 0% 25% 50% 75% 100%
0% T0%to25% T0% to 50% T0% to 75% T0% to 100%
25% T25% to 0% T25% to 50% T25% to 75% T25% to 100%
From 50% T50% to 0% T50% to 25% T50% to 75% T50% to 100%
75% T75% to 0% T75% to 25% T75% to 50% T75% to 100%
100% T100% to 0% T100% to 0% T100% to 50% T100% to 75%
Table 4.2 Switching time of luminance ratios matrix
Fig 4.3 The definition of TR and TF

Measured response time is determined by 10% to 90% brightness difference of rising (TR) or falling
(TF) time.
(6) Definition of Viewing angle:
As Note (4) the static contrast ratio definition, the viewing angles are defined at the angle that the
contrast ratio is larger than 10 at four directions relative to the perpendicular direction of the HKC’s
module (two vertical angles: up θy+ and down θy-; and two horizontal angles: right θx+ and left θx-).
The standard setup of measurement is shown in Fig 4.1 & 4.4.
Fig 4.4

17 / 23
5. MECHANICAL CHARACTERISTICS
5.1 Mechanical Specification

18 / 23
5.2 Packing
5.2.1 Packing specifications
Specification
Item
Quantity Dimension (mm) Weight (kg)
Net Weight: 15.6Kg
Packing Box 17pcs/box 857(L) x 577(W) x 105(H)
Gross Weight: 16.4Kg
Pallet 1 1200(L) x 900(W) x 150 (H) Net Weight: 16.5Kg
Stack Layer 9
Boxes per Pallet 18
Pallet after Packing 306pcs/pallet 1200(L) x 900(W) x 1038(H) Gross Weight: 315.96Kg

19 / 23
6. DEFINITION OF LABELS
6.1 Open Cell Label
XXXXXXXXXXXXXXXXXXXXX YMDD PT320AT02-2 Ver.X.X
Model Version Code
Model Name
Manufactured Date
Serial
SerialNumber
Number
Serial Number: XXXXXXXXXXXX XXXXXXXXX
HKC Internal Use
Panel ID
Manufactured Date: Y M DD
Date: 01~31
Month: 1~9, A~C, for Jan.~Dec
Year: 2017=7, 2018=8, 2020=0……

Model Name: PT320AT02-2
Model Version Code: Ver.X.X, for example: 0.0,0.1…,1.0,1.1….,2.0,2.1……

20 / 23
6.2 Carton Label
Serial Number: XXXXXXXX XX XXXX XXXXXX
HKC Internal Use
Manufactured Date
Model Version Code
HKC Internal Use
Box ID: XX XXX XXXXX
HKC Internal Use
Panel Size
HKC Internal Use
Model Version Code: Ver.X.X, for example: 0.0,0.1…,1.0,1.1….,2.0,2.1……

21 / 23
6.3 Pallet Label
Serial Number: XXXXXXXX XX XXXX XXXX XXXXXX
HKC Internal Use
Cell Quantity
Manufactured Date
Model Version Code
HKC Internal Use
Pallet ID: XXXXXXXX

22 / 23
7. PRECAUTION
Please pay attention to the followings when a TFT-LCD cell is used, handled and mounted.
7.1 Unpacking
Should use immediately after unpacking TFT-LCD cell to prevent the terminal corrosion.
Protection film for a polarizer on a TFT open cell should be slowly peeled off so that the electrostatic charge can be
minimized.
Source PCB should be connected to the ground when peel off the protection film.
The protection film should not be contacted to the driver during peeling off.
7.2 Storage test

Any attachment on polarizer of open-cell, such as tape, is forbidden and not recommend, especially under the high
temperature and high humidity environment.

23 / 23

PT320AT02-2 Product Spec - Ver 1 0 - 20191128 - HKC

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

PT320AT02-2 Product Spec - Ver 1 0 - 20191128 - HKC

Uploaded by

Copyright:

Available Formats

PT320AT02-2 Product Specification

Model name: PT320AT02-2

Customer’s Approval Chuzhou HKC

Signature Date Approved By Product Director Date

Reviewed By PM Manager Date

Reviewed By Project Leader Date

The copyright belongs to Chuzhou HKC Optoelectronics Technology Co., Ltd.

The copyright belongs to Chuzhou HKC Optoelectronics Technology Co., Ltd.

Version Date Page (New) Section Description Revision by

The copyright belongs to Chuzhou HKC Optoelectronics Technology Co., Ltd.

1.1 General Specifications

The copyright belongs to Chuzhou HKC Optoelectronics Technology Co., Ltd.

2. ABSOLUTE MAXIMUM RATINGS

The copyright belongs to Chuzhou HKC Optoelectronics Technology Co., Ltd.

Power Supply Voltage VCC 10.8 12.0 13.2 V (2)

Rush Current IRUSH - - 3 A (3)

White Pattern - - 0.33 0.47 A

Fig 3.1 VCC rising time condition

A. White Pattern B. Horizontal Strip C. Black Pattern

Fig 3.2 Test pattern

The copyright belongs to Chuzhou HKC Optoelectronics Technology Co., Ltd.

3.1.2 LVDS characteristics

Differential input voltage |VID| 200 - 600 mV

Terminating Resistor RT 90 100 110 ohm

Input High Threshold Voltage VIH 2.7 - 3.3 V

Fig 3.3 LVDS input signal

The copyright belongs to Chuzhou HKC Optoelectronics Technology Co., Ltd.

3.1.3 LVDS Format

Fig 3.4 VESA format

Fig 3.5 JEIDA format

Fig 3.6 Block diagram

The copyright belongs to Chuzhou HKC Optoelectronics Technology Co., Ltd.

3.2 Interface Connections

The copyright belongs to Chuzhou HKC Optoelectronics Technology Co., Ltd.

Fig 3.8 WP/SDA/SCL PCBA set

The copyright belongs to Chuzhou HKC Optoelectronics Technology Co., Ltd.

3.3 Timing Spec.

DATA Valid Display Data

Fig 3.9 Signal timing diagram

The copyright belongs to Chuzhou HKC Optoelectronics Technology Co., Ltd.

(2) The input clock cycle-to-cycle is defined as below figures.

T T1= T±200ps T2=T1±200ps

Fig 3.10 Jitter

Fig 3.11 SSCG

Fig 3.12 LVDS receive interface timing diagram

The copyright belongs to Chuzhou HKC Optoelectronics Technology Co., Ltd.

3.4 Power On/Off Sequence

10% 10% 10%

Fig 3.13 Power on/off signal sequence

The copyright belongs to Chuzhou HKC Optoelectronics Technology Co., Ltd.

3.5 Flicker Adjustment

Frame N Frame N+1

3.6 Driver IC ESD spec

Fig. 3.15 Source COF IC ESD protection

The copyright belongs to Chuzhou HKC Optoelectronics Technology Co., Ltd.

Ambient Temperature TA 252 ºC

Ambient Humidity HA 5010 % RH

Supply Voltage VCC 12 V

Driving Signal Refer to the typical value in Chapter 3: Electrical Specification

Vertical Refresh Rate Fv 60 Hz

Warm up time Twarm >30 min min

Dark room ED 1lux> lux

Fig 4.1 Measurement equipment