Inverter PDF
Inverter PDF
Calibor
Thery
he NOT 9ate qn tvnventes s dn elecTionie
Can also
b
also be one poduce a NoT gate .
6ate
tn the sane wa
y ug woR g le gate o
A A
A
S.A.G.C.B.
St. Am s Uullege of Engineering &* Cechnolog
ATE 2n(n Expt. No.01H.T. No. 17fo(AOHI Sheet/Page No.: 0D2|
EXPERIMENI-)
PROCE DURE:
, Conned the Civu is Shown in the chCvit didg van1 ustng. pys
schewmatic
Create
Cveate a stnulation elh em atit o Sintlattnn
genoattd u Pex,
(B,
Ogserve the post ayout rvtsu
DATE l||Expt. No.: 0 ||H.T. No. (9FOlHD4H) Sheet/Page No. 2
Inverter outputg
PyXIS SCHELMATL
sheetl inv
VDD
T
Db
V-B.15u
ent
12A/
7MULATION SCHEMATZC
INV1
al Db
Pot tern
2/2/2019
DATE 2 TE
DCANALYZS
Ee Ecin Yew Fornai Iea's ursor Sthemaitmndo
avefom Lit
Wav :3
Ctain
urrerily Open Dalatases
invl.default default
TRAN
vvO0)
ontains
YRAN
V
Voltage (
Wave
wotksp
1051A
12A/019
YIPUTWAUEFORAS
Helc
3- H aa0E
VOO
n y oeh Dalacses
defaul defaull
TRAN
NDD
NaTE .325
2is-
VOD) 3305-
295
vO 205
265
QU
ime ()
Wave4
orkspacel
129/2019
APl, TNO.. 0 1 H . No. Sheet/ age No8S
EO1A0A9442A ADHOH) She
r *9*
ye
Ensy E
Epen Ed
OLA L1
GAOUOd|| ue
A) LAYOUT CIRCUIT
Parastcs
ERC
E A n e nk F o i y g o Cell invs Summary (C9an)
cELL COMPARISON RE SELTS ( T0P LEVEu)
i E R C P a h c k . Nets FE
Reports
Extraction Repot ##tttitarusertsB
LVs Reron cCRRECT
Rades
Ruies
Ow
Nedst invs sp
Layot
Sutbckts
Suts
10AM
P/2020
SEE112
tgtnerrtng d Uechuiogg
DATE :a 20Expt. No. 61HT No
MGC Ele Edit Selact Sinulaion Bepon Ye Tools Wndows Seup Helo Gnorio TO
sheetPage No: 0
Det Mt 3SiVAC i v 2 2 dlnul)(Blste daleu
/inv22 he
End Sim
INVERTEPI VDD
Alup Emirenent
LubTemp Ine
h S pex netlist Anslysit
Parsreers
FocasCs
Opfiers
VI + Vhie 3.3V
VloE 0 V2 + Mulspia Runs
Rise- In Ouipuls
Me asues
Foll= In
Width: 50n DC
Hag= 3.3V
Hiwi archy nvga
Execule
Delay- 0
Nefial
Pattern= 1011 Pre 5emuladon Chec
Viaw Wavet
Pole-Lero
CroisPobe
3/p0:20
C) SIMULATION CIRCUIT
Zwave 254
Ele Eat yew Format Tools Cursor Schematic ndow
Wavetotm Ust
Wavel
Contains
Curently Open Databases
Inv22.defaultL defaut
TRAN
Contains
Name
TRAN
A
06)
VDO)
4U 05U 6U
0.10 0 20 Time (s)
D) OUTPUT WAVEFORMS
PYxI$ SCHEMT aRCOT
Voe
WeD59
pon
OT
77TT77TH ND
o01
fetteg
7TTT
O
rtrrn GaND
eUTH TABLE
IN OUT
0
Sypected wave Jeny
Jransciexl qualysy
Dc-MalysAs
Volteic
Vout
oltag
St. An's Callege nf Engineering & Techolagg
DATE lulalExpt. No.: |H.T. No. 19 fo fv uH) Sheet/Page No.-p gS
CMOS
RESUL T:
RESULTHeue, The design h implenmentation oB miundto
gate is usiug nm tedhko looy nentr groaa
Coup letd.