Designand Implementationof BPSK Modulatorand Demodulator
Designand Implementationof BPSK Modulatorand Demodulator
net/publication/271253098
CITATIONS READS
11 10,693
3 authors, including:
SEE PROFILE
Some of the authors of this publication are also working on these related projects:
MEMS based design optimization for Heavy metal detection View project
All content following this page was uploaded by Dinesh RAMKRUSHNA Rotake on 24 October 2017.
Abstract: This paper give the brief description of digital communication system.Digital communication is
more reliable, secure and efficient than that of analog communication.In Digital communication,BPSK is most
important and efficient technique in terms of signal power. In this paper BPSK modulator and demodulator are
purely design by using hardware description language (VHDL) and implementing it on Spartan 3E FPGA kit.
I. Introduction
In the last years, a major transition from analog to digital modulation techniques has occurred and it
can be seen in all areas of wireless communication, satellite and cellular systems.
A digital communication system is more reliable than an analog. The aim of the paper is to create a
BPSK (Binary Phase Shift Keying) modulator and demodulator using Xilinx ISE 12.3 software. BPSK consist
of modulator a channel and demodulator. The modulated signal was achieved in the first Spartan 3E board,
passed through a channel and transmitted to the second board, which behaves as a demodulator.
The typical block diagram of digital communication system is presented in Fig.1.The digital
communication system consist of both digital and analog parts. The digital part consists of digital source/user,
source encoder/ decoder, channel encoder/decoder and the digital modulator or demodulator. The analog
part is made of the transmitter, receiver, the channel models and noise models.
The message to be sent is from a digital source, in our case, from a computer. The source encoder
accepts the digital data and prepares the source messages. The role of the channel encoder is to map the input
symbol sequence into an output symbol sequence. The binary information obtained at the output of the channel
encoder is than passed to a digital modulator which serves as interface with the communication channel. The
main purpose of the modulator is to translate the discrete symbols into an analog waveform that can be
transmitted over the channel. In the receiver, the reverse signal processing happens. A channel is the physical
medium that carries a signal between the transmitter and the receiver. The signal is corrupted with noise
whatever the medium used for transmission.
In the receiver, the reverse signal processing happens. A channel is the physical medium that carries a
signal between the transmitter and the receiver. The signal is corrupted with noise whatever the medium used
for transmission. The role of a digital communication system is to transport digital data between the transmitter
and receiver. As the signals propagate between the two nodes, they may be submitted to distortion due the
channel imperfection. The digital data is transmitted between the transmitter and the receiver by varying a
physical characteristic of a sinusoidal carrier, either the frequency or the phase or the amplitude. This operation
is performed with a modulator at the transmitting end to impose the physical change to the carrier and a
demodulator at the receiving end to detect the resultant modulation on reception.
www.iosrjournals.org 98 | Page
Design and Implementation of Bpsk Modulator and Demodulator Using Vhdl
At the receiver side to demodulate the signal, it is necessary to reconstitute the carrier. This process is
made in the Carrier Recovery Circuit. Next, the BPSK modulated signal is multiplied with the carrier, pass
through an integrator and then decision circuit will give the modulating signal at the end.
www.iosrjournals.org 99 | Page
Design and Implementation of Bpsk Modulator and Demodulator Using Vhdl
Figure 6.(1)carrier signal(2) 180º phase shift carrier(3) modulating signal(4) modulated signal
VI. Results
1)Modulator part:
Fig 10(a) represent the linear feedback shift register which is use to generate the input data.fig 10(b)
illustrate the output waveform and 8bit sequence of LFSR.
Fig 10(c) represent the carrier generation block which is use to generate the sinusoidal waveform..fig 10 (d)
illustrate the sinusoidal waveform.
Fig 10(e) shows the complete modulator block. The output waveform of modulator in Xilinx is shown in fig 10
(f).Fig 10(g) shows the modulator output using
Modelsim software to clearly see the sinusoidal waveforms.
2)Demodulator part:
Fig 11. Shows the complete demodulator block in which fisrt block is the sine wave generation block
which is use to recover the strength of input signal,second block is the multiplier and third block is the
accumulator.
Fig.13 and 14 illustrate the design summary of modulator and demodulator board.The design summary
shows the various synthesizer option that were enabled and some device utilization and timing statistics for the
synthesized design.
Number of IOs 27
Number of bonded IOBs 27 124 21%
Number of GCLKs 1 8 12%
VII. Conclusion
We represent the BPSK system (modulator and demodulator) using VHDL and implementation of the
BPSK System on FPGA kit. The FPGA was selected as, compared to microcontrollers, it provides a larger
number of input/output ports and the parallel implementation of hardware results in faster algorithm execution.
Both, the modulating signal and the carrier are generated internal, the modulating signal by a LFSR and
the carrier by a DDS Compiler. The modulated signal is obtained at the output of a mux block and, then, passed
through a communication channel where noise is added. In the demodulator, the carrier is recovered due to
another DDS compiler and then multiplied with the modulated signal affected by noise. The obtained signal is
then added with all the multiplied samples from the carrier in a period. The operation takes place in the
accumulator. Once we have a result, it is compared with a decision threshold. If the compared signal is
positive, the demodulator take the decision that „1‟ was transmitted, otherwise, „0‟.
References
[1]. S.O. Popescu, A.S.Gontean and G.Budura , “BPSK System on Spartan 3E FPGA” SAMI 2012 • 10th IEEE Jubilee International
Symposium on Applied Machine Intelligence and Informatics • January 26-28, 2012 • Herl‟any, Slovakia.
[2]. F.Ahamed, A.Scorpino, “An educational digital communications project using FPGAs to implement a BPSK Detector”, IEEE
Transactions on Education, Vol.48, No.1, 2005, pp.191-197.
[3]. Thotamsetty M Prasad1 , Syed Jahangir” Hardware/Software Co-Simulation of BPSK Modulator Using Xilinx System Generator”
IOSR Journal of Engineering (IOSRJEN) e-ISSN: 2250-3021, p-ISSN: 2278-8719, www.iosrjen.org Volume 2, Issue 10 (October
2012), PP 54-58
[4]. O.Azarmanesh, S.Bilen, “Developing a rapid prototyping method using a Matlab/ Simulink/ FPGA development to enable
importing legacy code”, Proceedings of the SDR ‟08 Technical Conference and product Exposition, USA, 2008.
[5]. Y.H.Chye, M.F.Ain, N.M.Zawawi, “Design of BPSK Transmitter Using FPGA with DAC”, in Proceedings of the 2009 IEEE 9th
Malaysia Conference on Communications, Malaysia, 2009, pp.451-456.
[6]. P.Dondon, J.M.Micouleau, J.Legall, .K.Kadionik, “Design of a low cost BPSK modulator/demodulator for a practical teaching of
digital modulation techniques”, in the 4th WSEAS/IASME International Conference on Engineering Education, Greece, 2007,
pp.61-66.
[7]. P.Krivić, G.Štimac, FPGA Implementation of BPSK Modem for Telemetry Systems Operating in Noisy Environments, Proceedings
of the 33rd International Convention on Information and Communication Technology, Electronics and Microelectronics, Croatia,
2010, pp.1727-1731.