Download as pdf or txt
Download as pdf or txt
You are on page 1of 2

Total No. of Questions : 8] SEAT No.

8
23
P5236 [Total No. of Pages : 2

ic-
[5671] - 261

tat
M.E. (E & TC)

6s
5:4
VLSI & EMBEDDED SYSTEMS

01 91
3:5
Digital CMOS Design

0
91
9/1 13 (2017 Pattern)
0
2/2
.23 GP

Time : 3 Hours] [Max. Marks :50


Instructions to the candidates:
E
80

8
1) Answer any five questions.
C

23
2) Assume suitable data if necessary.

ic-
16

3) Neat diagrams must be drawn wherever necessary.

tat
8.2

6s
4) Use of nonprogrammable calculator is allowed.
.24

5:4
91
49

3:5
Q1) a) With the help of diffusion capacitances, explain various parasitics of
30
91

enhancement MOSFET. Which capacitances are dominant? [5]


01
01

b) What is lambda parameter? Explain various wiring parasitics in detail.


2/2

Explore the concept of sheet resistance.


GP

[5]
9/1
CE
80

8
Q2) a) Explain static dissipation, dissipation due to cross conduction &

23
.23

dissipation due to charging - discharging of load capacitor in case of


CMOS logic. [5] ic-
16

tat
8.2

b) With mathematical expressions, explore fan out in detail. On what factors


6s

does it depend? [5]


.24

5:4
91
49

3:5
30

Q3) a) What is SPICE model? Explain any three spice parameters. [4]
91
01

b) Explain any one CMOS fabrication process in brief. [4]


01
2/2

c) Explore any two design rules of DRC. [2]


GP
9/1
CE
80

Q4) a) With the help of suitable example of logic circuit, explain the logical
efforts. Why are these efforts needed? [4]
.23

b) What are sources of cross talk? Explain cross talk mechanism. [4]
16
8.2

c) Give the expression for propagation delay. Explain the significance of


.24

each parameter. [2]


[5671] - 261 1 P.T.O.
49
Q5) a) Design CMOS logic for Y = A + BCDEF + GH. Compute active area.

8
23
[4]

ic-
b) Can transmission gate produce strong 1 & 0? Explain in detail. [4]

tat
c) Write note on metastability. [2]

6s
Q6) a) Draw FSM diagram & write HDL code for 4 bit ring counter. Write test

5:4
01 91
bench for it. [4]

3:5
0
b) Draw D flip flop using transmission gates. Compare with conventional

91
method. 9/1 13 [4]
0
c) Explain pass transistor logic in brief. [2]
2/2
.23 GP
E
80

Q7) a) What is the concept behind ratioed circuits? Explain in brief. [4]

8
C

23
b) With suitable schematic, explain cascode voltage switch logic in detail.[4]

ic-
16

tat
c) Write note on dynamic circuits. [2]
8.2

6s
.24

5:4
91
Q8) a) Write note on domino logic. [4]
49

3:5
b) Explain NORA logic & its merits. [4]
30
91

c) List merits of BiCMOS. [2]


01
01
2/2
GP
9/1
CE
80

8
23
.23

ic-
16


tat
8.2

6s
.24

5:4
91
49

3:5
30
91
01
01
2/2
GP
9/1
CE
80
.23
16
8.2
.24

[5671] - 261 2
49

You might also like